(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
22 July 2004 (22.07.2004)

PCT

(10) International Publication Number
WO 2004/061915 A2

(51) International Patent Classification[7]: H01L 21/00

(21) International Application Number:
PCT/US2003/039914

(22) International Filing Date:
15 December 2003 (15.12.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/327,293 20 December 2002 (20.12.2002) US

(71) Applicant: **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors: **DOCZY, Mark**; 2922 NW Norwalk Place, Beaverton, OR 97006 (US). **KEATING, Steven**; 16079 SW Waxwing Place, Beaverton, OR 97007 (US). **KAVALIEROS, Jack**; 14260 NW Belle Court, Portland, OR 97229 (US). **DOYLE, Brian**; 11156 NW Montreux Lane, Portland, OR 97229 (US). **BARNS, Chris**; 685 NW 87th Terrace, Portland, OR 97229 (US). **BARNAK, John**; 14600 NW Bell Court, Portland, OR 97229 (US). **MCSWINEY, Michael**; 27059 Eversole Lane, Scappoose, OR 97056 (US). **BRASK, Justin**; 12748 NW Bayonne Lane, Portland, OR 97229 (US).

(74) Agents: **MALLIE, Michael, J.** et al.; Blakely Sokoloff Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 2004/061915 A2

(54) Title: INTEGRATING N-TYPE AND P-TYPE METAL GATE TRANSISTORS

(57) Abstract: At least a p-type and n-type semiconductor device deposited upon a semiconductor wafer containing metal or metal alloy gates. More particularly, a complementary metal-oxide-semiconductor (CMOS) device is formed on a semiconductor wafer having n-type and p-type metal gates.

INTEGRATING N-TYPE AND P-TYPE METAL GATE TRANSISTORS

FIELD

[0001] Embodiments of the invention relate to the manufacturing of complementary metal-oxide-semiconductor (CMOS) devices. More particularly, embodiments of the invention relate to integrating n-type and p-type metal gate transistors within a single CMOS device.

BACKGROUND

[0002] Prior art CMOS devices manufactured with prior art semiconductor processes typically have polysilicon gate structures. Polysilicon, however, can be susceptible to depletion effects, which can add to the overall gate dielectric thickness in the CMOS device. Furthermore, as the effective physical gate dielectric thickness decreases, the polysilicon depletion contributes proportionally to the total dielectric thickness. It is, therefore, desirable to eliminate polysilicon depletion in order to scale gate oxide thickness.

[0003] Metal gates, on the other hand, are not as susceptible to depletion as polysilicon and are in many ways preferable to polysilicon for forming gate structures. Typical prior art semiconductor processes, however, do not incorporate n-type and p-type metal gates within the same device or integrated circuit. This is due, in part, to the complexity and cost of developing a semiconductor process that can reliably deposit metal gate structures of differing types into the same semiconductor device or integrated circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

[0004] Embodiments of the invention are illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:

[0005] Figure 1 illustrates the state of transistors after depositing ILD0 according to one embodiment.

[0006] Figure 2 illustrates the state of transistors after ILD0 polish-back to expose polysilicon gate structures according to one embodiment.

[0007] Figure 3 illustrates the state of transistors after selective n-type poly etch according to one embodiment.

[0008] Figure 4 illustrates the state of transistors after depositing n-type metal according to one embodiment.

[0009] Figure 5 illustrates the state of transistors after polishing the n-type metal according to one embodiment.

[0010] Figure 6 illustrates the state of transistors after selectively etching p-type polysilicon according to one embodiment.

[0011] Figure 7 illustrates the state of transistors after depositing p-type metal according to one embodiment.

[0012] Figure 8 illustrates the state of transistors after polishing the p-type metal according to one embodiment.

[0013] Figure 9 illustrates the completed transistors according to one embodiment.

[0014] Figure 10 illustrates the state of transistors after an optional implant patterning according to one embodiment.

[0015] Figure 11 illustrates the state of transistors after n-type implant and optional ash.

[0016] Figure 12 illustrates the state of transistors after a second selective n-type polysilicon etch.

DETAILED DESCRIPTION

[0017] Embodiments of the invention described herein relate to semiconductor manufacturing. More particularly, embodiments of the invention described relate to integrating n-type and p-type metal gate transistors within the same complementary metal-oxide-semiconductor (CMOS) device or integrated circuit.

[0018] In order to manufacture CMOS devices and integrated circuits that can avoid the effects of gate depletion, embodiments of the invention incorporate n-type and p-type metal gates into the same CMOS device or integrated circuits.

[0019] Figure 1 illustrates a cross-section of a CMOS device containing a p-type transistor and an n-type transistor after depositing ILD0 ("Inter-layer dielectric") according to one embodiment. In Figure 1, poly-silicon gate transistors 105, 110 are fabricated using standard CMOS processing techniques in order to prevent silicide formation on the poly-silicon gate electrode. The nitride hard masks 115 are to protect the gate structures during silicidation and ILD0 120 is deposited on the structure.

[0020] The ILD0 is polished back to expose the doped polysilicon gates in Figure 2. The ILD0 polishing also removes residual silicide around the nitride masking layer. After the polysilicon gates 205, 210 are exposed, an ammonium hydroxide etch is used to selectively etch away 305 the n-type polysilicon. The ammonium hydroxide etch is low temperature (e.g., <40 deg. Celsius), uses

sonication, and has a concentration of approximately 2 – 29%. The result of the polysilicon etch is illustrated in Figure 3.

[0021] Removal of the p-type polysilicon above the gate dielectric creates a damascene-like "trench" which is filled with an n-type metal 405, such as Hf, Zr, Ti, Ta, or Al, as illustrated in Figure 4. Alternatively, the trench can be filled with an alloy containing an n-type component using PVD ("Physical vapor deposition"), CVD ("Chemical vapor deposition"), or ALD ("Atomic Layer deposition"). CVD and ALD may use an organometallic or halide precursor, and a reducing atmosphere. Furthermore, the thickness of the n-type metal or alloy can be such that the trench is only partially filled. For example, the thickness of the n-type metal or alloy can vary from approximately 50 angstroms to approximately 1000 angstroms in various embodiments. If the trenches are not completely filled, they may be filled with an easily polished metal, such as W ("Tungsten") or Al ("Aluminum").

[0022] The n-type metal is polished back to create the n-type metal gates 505 and to expose the p-type polysilicon gate 510 as illustrated in Figure 5.

[0023] Figure 6 illustrates the transistors after a selective dry etch is performed to remove the p-type polysilicon without removing the n-type metal gate. The selective dry etch can be performed using a parallel plate or ECR ("Electron cyclotron resonance") etcher and SF6 ("Sulfur hexafluoride"), HBr ("Hydrogen Bromide"), HI ("Hydrogen Iodide"), Cl2 ("Chlorine"), Ar ("Argon"), and/or He ("Helium"). Alternatively, a wet etch, such as approximately 20 – 30 % TMAH ("Tetramethylammonium Hydroxide") at approximately 60 – 90 degrees Celsius with or without sonication may also be used to remove the p-type polysilicon gate.

[0024] A p-type metal, such as Ru ("Ruthenium") , Pd ("Palladium"), Pt ("Platinum"), Co ("Cobalt"), Ni ("Nickel"), TiAlN ("Titanium Aluminum Nitride"), or

WCN ("Tungsten Carbon Nitride") can be used to fill the gate trench created by etching the p-type polysilicon gate 605. Alternatively, an alloy using p-type metal can be deposited in the trench using chemical vapor deposition or atomic layer deposition with an organometallic precursor and a reducing atmosphere. Furthermore, the thickness of the p-type metal or alloy can be such that the trench is only partially filled. Figure 7 illustrates the transistors after the p-type metal or alloy has been deposited in the gate trench 710.

[0025] The p-type metal or alloy is polished back, as illustrated in Figure 8, to create the p-type gate structures 805, 810, and ILD0 is again deposited to provide room for the contact layer.

[0026] Contacts 903 are etched and deposited, as illustrated in Figure 9, resulting in the final transistor structure.

[0027] Rather than using a dry etch to remove the p-type polysilicon as described above, the p-type polysilicon gate can be converted to n-type in order to allow a gentler wet etch to remove the polysilicon rather than a dry etch. For example, after the p-type polysilicon 1010 has been exposed, rather than using a selective dry etch to remove the polysilicon, an n-type implant 1015 is performed to change the doping of the polysilicon in order to allow an ammonium hydroxide etch to be performed, as illustrated in Figure 10.

[0028] The result of the implant and ash (if required) is illustrated in Figure 11. An ammonium hydroxide etch removes the remaining polysilicon gate structure 1210 resulting in the structure illustrated in Figure 12. A p-type metal or alloy may then be deposited in the trench left by removing the p-type polysilicon gate as described above.

[0029] While the invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

CLAIMS

What is claimed is:

1. A process comprising:

forming sidewalls and dielectrics of transistors within a complementary metal-oxide-semiconductor (CMOS) integrated circuit upon a semiconductor substrate;

forming an n-type and a p-type metal gate structure within trenches formed by the sidewalls and dielectrics.

2. The process of claim 1 wherein a trench is formed by a first etch of a polysilicon gate structure corresponding to one of the n-type and p-type metal gate structures, the first etch leaving substantially un-etched a polysilicon gate structure corresponding to the other of the n-type and p-type metal gate structures.

3. The process of claim 2 further comprising depositing a metal of a first type into a trench formed by the first etch and performing a second etch of the polysilicon gate structure corresponding to the other of the n-type and p-type metal gate structures.

4. The process of claim 3 further comprising depositing a metal of a second type into a trench formed by the second etch, the second type being different from the first type of metal.

5. The process of claim 4 wherein the first and second etches are a dry etch.

6. The process of claim 4 wherein the first and second etches are a wet etch.

7. The process of claim 1 wherein the n-type and p-type metal gate structures are formed by implanting n-type and p-type material into the n-type and p-type metal gate structures, respectively.

8. The process of claim 4 wherein the metal of the first type is an n-type metal and the metal of the second type is a p-type metal.

9. The process of claim 4 wherein the metal of the first type is a p-type metal and the metal of the second type is an n-type metal.

10. A process comprising:

forming an n-type and a p-type transistor upon a semiconductor substrate, the n-type and p-type transistors comprising n-type and p-type polysilicon gates, respectively;

removing an ILD0 layer from the top of the polysilicon gates;

etching the n-type polysilicon gate to form a first trench bound in part by substantially vertical lateral side-wall spacers and a gate dielectric on the bottom of the first trench;

depositing n-type metal into the first trench;

removing excess n-type gate material to expose the top of the n-type metal gate and the p-type polysilicon gate;

etching the p-type polysilicon gate to form a second trench bound in part by substantially vertical lateral side-wall spacers and a gate dielectric on the bottom of the second trench;

depositing a p-type metal gate within the second trench;

removing excess n-type gate material to expose the top of the n-type metal gate and the p-type metal gate.

11. The process of claim 10 further comprising forming ILD0 on top of the n-type and p-type transistors.

12. The process of claim 11 further comprising forming source, gate, and drain contacts to the n-type and p-type transistors.

13. The process of claim 10 wherein the n-type metal gate is selected from a group consisting of Hf, Zr, Ti, Ta, and Al.

14. The process of claim 10 wherein the p-type metal gate is selected from a group consisting of Ru, Pd, Pt, Co, Ni, TiAlN and WCN.

15. The process of claim 10 wherein the p-type metal gate and the n-type metal gate is at least 50 and no greater than 1000 angstroms thick.

16. The process of claim 10 wherein etching the n-type and p-type polysilicon gates is an ammonium hydroxide etch.

17. The process of claim 10 wherein etching the n-type and p-type polysilicon gates is performed by using a wet etch.

18. The process of claim 10 wherein the n-type metal gate is doped by implanting n-type material after the metal gate has been deposited into the first trench.

19. The process of claim 10 wherein the p-type metal gate is doped by implanting the metal gate with p-type material after the metal gate has been deposited into the second trench.



FIG. 1



FIG. 2



FIG. 3



FIG. 4



FIG. 5



FIG. 6



FIG. 7



FIG. 8



FIG. 9



FIG. 10



FIG. 11



FIG. 12

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
22 July 2004 (22.07.2004)

PCT

(10) International Publication Number
WO 2004/061915 A3

(51) International Patent Classification[7]: H01L 21/8238

(21) International Application Number:
PCT/US2003/039914

(22) International Filing Date:
15 December 2003 (15.12.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/327,293 20 December 2002 (20.12.2002) US

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors: DOCZY, Mark; 2922 NW Norwalk Place, Beaverton, OR 97006 (US). KEATING, Steven; 16079 SW Waxwing Place, Beaverton, OR 97007 (US). KAVALIEROS, Jack; 14260 NW Belle Court, Portland, OR 97229 (US). DOYLE, Brian; 11156 NW Montreux Lane, Portland, OR 97229 (US). BARNS, Chris; 685 NW 87th Terrace, Portland, OR 97229 (US). BARNAK, John; 14600 NW Bell Court, Portland, OR 97229 (US). MCSWINEY, Michael; 27059 Eversole Lane, Scappoose, OR 97056 (US). BRASK, Justin; 12748 NW Bayonne Lane, Portland, OR 97229 (US).

(74) Agents: MALLIE, Michael, J. et al.; Blakely Sokoloff Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*
— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

(88) Date of publication of the international search report:
7 October 2004

[Continued on next page]

(54) Title: INTEGRATING N-TYPE AND P-TYPE METAL GATE TRANSISTORS



(57) Abstract: At least a p-type and n-type semiconductor device deposited upon a semiconductor wafer containing metal or metal alloy gates. More particularly, a complementary metal-oxide-semiconductor (CMOS) device is formed on a semiconductor wafer having n-type and p-type metal gates.

WO 2004/061915 A3

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 03/39914

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L21/8238

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)
EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	GB 2 358 737 A (NIPPON ELECTRIC CO) 1 August 2001 (2001-08-01) page 18, line 3 - page 21, line 3 page 5, line 1 - page 7, line 19 figures 1-4	1-19
X	US 2002/058374 A1 (JANG SE AUG ET AL) 16 May 2002 (2002-05-16) paragraph '0024! - paragraph '0063! figures 2,3	1-19
A	US 6 255 698 B1 (GARDNER MARK I ET AL) 3 July 2001 (2001-07-03) the whole document	1-19
A	EP 0 899 784 A (TEXAS INSTRUMENTS INC) 3 March 1999 (1999-03-03) the whole document	1-19

-/--

[X] Further documents are listed in the continuation of box C.

[X] Patent family members are listed in annex.

° Special categories of cited documents :

°A° document defining the general state of the art which is not considered to be of particular relevance

°E° earlier document but published on or after the international filing date

°L° document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

°O° document referring to an oral disclosure, use, exhibition or other means

°P° document published prior to the international filing date but later than the priority date claimed

°T° later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

°X° document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

°Y° document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

°&° document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
17 August 2004	25/08/2004

Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Bernabé Prieto, A

Form PCT/ISA/210 (second sheet) (January 2004)

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 03/39914

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 365 450 B1 (KIM HYEON-SEAG) 2 April 2002 (2002-04-02) the whole document -----	1-19

Form PCT/ISA/210 (continuation of second sheet) (January 2004)

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US 03/39914

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
GB 2358737 A	01-08-2001	JP 3264264 B2	11-03-2002
		JP 2000252370 A	14-09-2000
		GB 2347789 A ,B	13-09-2000
		US 2004080001 A1	29-04-2004
US 2002058374 A1	16-05-2002	KR 2002037941 A	23-05-2002
		KR 2002037942 A	23-05-2002
		JP 2002198441 A	12-07-2002
US 6255698 B1	03-07-2001	NONE	
EP 0899784 A	03-03-1999	EP 0899784 A2	03-03-1999
		JP 11126829 A	11-05-1999
		US 6261887 B1	17-07-2001
US 6365450 B1	02-04-2002	NONE	